Matter No.: 10559-077002 Page 1 of 19
Applicant(s): Richard D. Muratori et al.
GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME




FIG. 1

Matter No.: 10559-077002 Page 2 of 19
Applicant(s): Richard D. Muratori et al.
GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME





FIG. 2

Matter No.: 10559-077002 Page 3 of 19 Applicant(s): Richard D. Muratori et al. GRAPHICAL USER INTERFACE THAT DISPLAYS OPERATION OF PROCESSOR THREADS OVER TIME



Matter No.: 10559-077002 Page 4 of 19 Applicant(s): Richard D. Muratori et al. GRAPHICAL USER INTERFACE THAT DISPLAYS OPERATION OF PROCESSOR THREADS OVER TIME

Customize Thread History -158 **X** Colors | Code labels -76 Execution state colors Reference colors 80a-Instruction executing SDRAM unit 80b Instruction aborted SRAM unit 80c-FIFO Bus unit Thread stalled 80d-82 Microengine idle These colors are used for both the thread history lines and the instruction marker arrows. <u>78</u> 0K Cancel Help 88 86


FIG. 4

Matter No.: 10559-077002

Page 5 of 19

Applicant(s): Richard D. Muratori et al.

GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME



\_ 52

					<i>F</i> 02	•		
5	Prefdes 12hw IXP1200 Deve	eloper Workbench - (	(Receive 0 (	(0) - PC: 25 (Swa	pped out)] 🗆 🗖 🗵	X		
	File Edit View Project	<u>Build Debug To</u>	ols <u>W</u> ind	tow <u>H</u> elp /-	264	X		
1		□ X Þ		80 E M H	- <b>科</b>    □			
19	190¬ nop 262- ; If no match do △							
	`Ld_field_w_clr_b[1019!lookup, 0011, \$xfer0, 0], load_cc ; get tr							
	br>0_[trie_walk_	setup#], defer[1	]	;	if match, go w			
	immed[1019!start_	•			; start at 2			
İ	immed_w0[1019!s	tart_bit, 28]			; otherw			
	trie_walk_setup#:							
10								
	192- immed_w0[1019!temp_base3, trie_base>>16]							
, ,	trie_walk#: ; longest match							
'	196 alu_shf_ri[1019!start_bit, 1019!start_bit, -, 4, 0] alu_shf_li_[1019! trie_index, 0xf, and, ip_da, >>indirect]; get 4							
		_		_				
1		<u>loc_offset, 1019</u>	_	•		- 7		
	sram[read, \$xfer0, Ld field w clr b[1					1		
	br>0 [trie walk#]		i, pxieiu,		test m; if match itera;			
	alu shf li[, 0, b,			:	if ent:			
	br≡0 [no route#]				9			
1	get_route#:			_	_	-		
	immed_w0[1019!te				; load share			
-	immed_w1[1019!te	<del></del>		ase>>16]		▽		
4	· II		14		D	1		
<u></u>	Receive 0 [0. Receive	o [   Firansmi	[[]]					
×	Customize		4629		d			
F	460	5 4610 4615 <i>/</i> 46	20 4625	4630 4635 46	40 4645 4650	Н		
	0 (0)	100-	trie_walk	k <u>i</u> setup 📐 &	36 <i>////</i>			
	Receive 0 (0)			-L	sram 🛦 🚶			
	58a			-98 × 1				
	Receive 1 (0)	<del></del>		Ĭ . — -	<del></del>			
	7,000,70 . (0)	sram <sub>× + ♦</sub>	<del>-</del>	 	sram	-01		
		Slow_port_rec_sta	te		<del></del>			
	Receive 2 (0)	104		_i	FIFO Bus Interface	Ц		
-	<u>54</u>	194~	1	98- 2	200-			
\delta \text{Li}	or Help, press F1	uEng/SA:	5602	Fbus: 2240.8	80	1/4		
$\Gamma_{L}$	ui ricip, press r r	uLily/UA.	0002	1 DUS. ZZ-10,C				

Matter No.: 10559-077002 Page 7 of 19
Applicant(s): Richard D. Muratori et al.
GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME




FIG. 7

Matter No.: 10559-077002 Page 8 of 19
Applicant(s): Richard D. Muratori et al.
GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME




FIG. 8

Matter No.: 10559-077002 Page 9 of 19
Applicant(s): Richard D. Muratori et al.
GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME




FIG. 9

Matter No.: 10559-077002 Page 10 of 19
Applicant(s): Richard D. Muratori et al.
GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME




FIG. 10

Matter No.: 10559-077002 Page 11 of 19 Applicant(s): Richard D. Muratori et al.

GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME




FIG. 11

Matter No.: 10559-077002 Page 12 of 19
Applicant(s): Richard D. Muratori et al.
GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME

74

Customize Thread History 158 Colors | Code Labels Labels to be displayed in All labels in MicroEngine's -164 <sub>-172</sub>Thread History: Select Microengine: microcode: 162a-Chip [<unnamed>] set buf addrs no buf next packet -- MicroEngine 0 set buf addrs\_started Add-> parse\_802\_3 MicroEngine 1 slow enqueue store data MicroEngine 2 slow last mpacket st trap packet MicroEngine 2 14 slow mid mpacket st trie walk MicroEngine 3 slow not sop trie walk setup MicroEngine 4 slow\_port\_rec\_state MicroEngine 5 168 <u>166</u> start hash 162 start protocol lookup store\_data trie\_walk/ trie walk setup 160 Help Cancel

FIG. 12

176

Matter No.: 10559-077002 Applicant(s): Richard D. Muratori et al.

Page 13 of 19

GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME

<del>ر 52</del>




FIG. 13

Matter No.: 10559-077002 Page 14 of 19

Applicant(s): Richard D. Muratori et al.
GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME

refdes 12hw - IXP1200 Developer Workbench - Transmit 1 [3] - PC: 80 [Swapped out] View Project Build Debug <u> Eile Edit</u> Tools Window Help 自自 圖下刻 190a Receive 0 [0] - PC: 25 [Swapped out] trie walk setup#: 192-immed
wÖ[1019!temp\_base3, trie\_base] ; load sha immed w1[1019!temp base3, trie base>>16] trie walk#: ; longest match se 190alu shf ri[1019!start bit, 1019! start bit, -, 4, 0] 202a-െ Transmit 1 [3] - PC: 80 [Swapped out] ctx\_swap, defer[1] ; read packet link 🛆 Ld field w clr a[tail ptr, 0011, \$queue descriptor0, 0] Ld field w clr b[ele remaining, 0001, \$packet link1, 0] 202alu shf liffreelist, 0x7, and, \$packet link1, >>16] alu\_shf\_li[buf\_offset, 0, +16, \$queue descriptor0, >>11] 204a-Receive 6 [1] - PC: 25 [Swapped out] rec enqueue#: rec queue addr#: alu shf li[tempb, 0x7, and, rec state, >>16] : get free alu\_shf\_li\_[--, 0x3, -, tempb, 0] 204br=0 [rec enqueue multicast#], ; dtype ==multice Legend.. Customize... 5263 4605 4610 4615 4620 4625 4630 4635 4640 4645 4650 Receive 8 [2] Receive 9 12 Receive 10 Receive 11 Transmit 0 [3] Transmit 1 [3] Transmit 2 [3] Transmit 3 [3] uEng/SA: 5602 | Fbus: 2240.80 For Help, press F1

FIG. 14

Matter No.: 10559-077002 Page 15
Applicant(s): Richard D. Muratori et al.
GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME


	_
refdes12hw - IXP1200 Developer Workbench (Receive 0(0) PC: 25(Swapped out)]	X
I File Edit View Project Build Debug Tools Window Help □□	×
	긜
; If no match do	<u> </u>
1d field w clr b[1019!lookup, 0011, \$xfer0, 0], load_cc ; get tr	
br>0 [trie walk setup#], defer[1] ; if match, go w	
immed[1019!start bit, 20] ; start at 2	
immed w0[1019!start bit, 28] ; otherw	
trie walk setup#:	1
immed w0[1019!temp base3, trie base] ; load 3	11
immed_w0[1019!temp_base3, trie_base>>16]	
trie_walk#: ; longest match	
aTu_shf_ri[1019!start_bit, 1019!start_bit, -, 4, 0]	
⇒alu_shf_li_[1019! trie_index, 0xf, and, ip_da, >>indirect]; get 4	.1
alu_[1019! trie_loc_offset, 1019! trie_index, +, 1019! lookup] ;au sram[read, \$xfer0, 1019! temp_base3, 1019! trie_loc_offset, word_cnt_1	
Ld field w clr b[1019!lookup, 0011, \$xfer0, 0], load_cc ; test m	,
br>0 [trie walk#] ; if match itera	2
alu shf li[, 0, b, \$xfer0, 0] : if en	<i>t</i>
$br=0$ [no_route#]	11
get_route#: immed_w0[1019!temp_base4, route_table_base] ; load share	ا ا
\ immed w1[1019!temp base4. route table base>>  6	
Ld field_w_clr_b[1019!route_ent_offset, 0011, \$xfer0, >>16]	Ц
ctx_arb[sdram],	11
defer[1]	11
; BRANCH LATENCY FILL OPTIMIZATION: the uword below was "pushed" do alu shf li [1019!route_ent_offset, 0, b, 1019!route_ent_offset, >>1]	8
$\lim_{n \to \infty} \frac{\sin^n \ln f(n) \sin(n)}{\sin(n)} = \lim_{n \to \infty} \frac{\sin^n \ln f(n)}{\sin(n)} = \lim_{n \to \infty} \frac{\sin^n h(n)}{\sin(n)} = \lim_{n \to \infty} \frac{\sin^n h(n)}$	
br bclr[rec state,9,1006 01#]	
fast_wr[3, thread_done] , notify receive scheduler wit	$h \mid \cdot \mid$
.else	
br[1006_ends#]   [ 1006_01#:	
fast_wr[1, thread_done] ; notify receive sheeduler with	h 📙
.endif	_ ⊻
N	
Proceive 0 [0]       Proceive 6 []       Proceive 1 []         Proceive 0 [0]       Proceive 6 []       Proceive 2240 90 [MG41 COLE]	
For Help, press F1   uEng/SA: 5602   Fbus: 2240.80   LN 641, COL 6	

Matter No.: 10559-077002 Page 16 of 19
Applicant(s): Richard D. Muratori et al.
GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME

*-*230

<sub>/</sub> -230
refdes12hw/-IXP1200 Developer Workbench - (Receive 0 (0) - PC: 25 (Swapped out)]
File Edit View Project Build Debug Tools Window Help
I ☐ G ☐ G ☐ G ☐ G ☐ G ☐ G ☐ G ☐ G ☐ G ☐
nop Status Bar ; If no match do Workbook mode
1d_field_w_c Project Workplace xfer0, 0], load_cc; get tr
br>0_[trie_w Output Window232 ; if match, go w
immed[1019. Debug Windows ✓ ▶ Command Line
immed_w0[1019!start_bit, 28] Run Control
trie_walk_setup#: <u>Data Watch</u> 234
immed_w0[1019!temp_base3, trie_bas Thread History
immed_w0[1019!temp_base3, trie_bas Thread Status ; rongest match
trie_walk#: , rongest match alu shf ri[1019!start_bit, 1019!start_bit, -, 4, 0]
alu_shf_li_[1019! trie_index, 0xf, and, ip_da, >>indirect]; get 4
alu_siii_ii_iio19! trie_index, oxi, and, ip_da, >> indisot, i, get 4
sram[read, \$xfer0, 1019! temp_base3, 1019! trie_loc_offset, word_cnt_1
1d field w_clr_b[1019!lookup, 0011, \$xfer0, 0], Toad_cc; test m
br > 0 [frie walk#] ; If match itera
alu shf_li[, 0, b, \$xfer0, 0] : if ent
br=0_[no_route#]
get_route#: immed_w0[1019!temp_base4, route_table_base] ; load share
immed_w0[1019!temp_base4, route_table_base>>16]
Id field w_clr_b[1019!route_ent_offset, $0\overline{0}11$ , \$xfer0, >>16]
ctx arb[sdram],
defer[1]
; BRANCH LATENCY FILL OPTIMIZATION: the uword below was "pushed" do
alu_shf_li_[1019!route_ent_offset, 0, b, 1019!route_ent_offset, >>1]if (bit(rec_state, 9) == 1); if eop
br bclr[rec_state, 9, 1006_01#]
fast_wr[3, thread_done]; notify receive scheduler with
.else
br[1006_ends#]
[ 1006_01#: fast_wr[1, thread_done] ; notify receive sheeduler with
fast_wr[1, thread_done] ; notify receive sheeduler with
প্Receive 0 [0 প্Receive 6 [ প্Transmit 1 [
Toggles displays of the thread ex uEng/SA: 5602   Fbus: 2240.80   Ln 641, COL 6

Matter No.: 10559-077002 Page 17 of 19 Applicant(s): Richard D. Muratori et al. GRAPHICAL USER INTERFACE THAT DISPLAYS OPERATION OF PROCESSOR THREADS OVER TIME



Page 18 of 19

Matter No.: 10559-077002 Page 18
Applicant(s): Richard D. Muratori et al.
GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME

52	refdes12hw - IXP1200 Developer Workbench -(Receive 9 (2) - PC: 285 (Act		]
	¶∽ File Edit View Project Build Debug Tools Window Help		]
		▽	
250—	alu_shf_ri[1019!start_bit, 1019!start_bit, -, 4, 0]		7
	alu_shf_li_[1019! trie_index, 0xf, and, ip_da, >>indirect]	; get 4	٦
	alu_[1019! trie_loc_offset, 1019! trie_index, +, 1019! lookup] sram[read, \$xfer0, 1019   Insert/Remove Breakpoint	; ad     cnt 1	
	ld field w clr b[1019!ld Enable/Disable Breakpoint		ł
	br>0_[trie_walk#] BreakPoint Properties	a	
	alu_shf_li[, 0, b, \$xfer(\	-252	1
		.50	١
	immed_w0[1019!temp] Go To Source	re <sup>253</sup>	١
	immed_w1[1019!temp]	1	١
	256	]	١
	CtX_arb[sdram],   Display Microword Addresses   200   defer[1]		١
	; BRANCH LATENCY FILL	shed" do	-
	alu_shf_li_[1019!route \ Undo	>1]	
	if (bit(rec_state, 9) Redo		▽
	ゃReceive O [ すReceiv Cut	1	-
	Copy		4
	Paste	615 5620	
-	5575 Toggle Bookmark	10020	
	Receive 5 (1) riru bus interial	<del>ze</del>	
	Receive 6 (1) ######	·	
	Receive 7 (1)		
	Receive 8 (2) —— ——		
	Receive 11 (2) ————		F
	4 1	D	ľ
	For Help, press F1   uEng/SA: 5603   Fbus: 2240.80   LN 6	38, COL 2	

Matter No.: 10559-077002 Page 19 of 19 Applicant(s): Richard D. Muratori et al.

GRAPHICAL USER INTERFACE THAT DISPLAYS
OPERATION OF PROCESSOR THREADS OVER TIME

*52* · 260 refdes12hw - IXP1200 Developer Workbench - [rec Imatch.uc] File Edit View Project Build Debug Tools Window Help sram[read, \$xfer0, temp\_base3, trie\_loc\_offset,1], ctx\_swap; 1d field w cir [lookup, 0011, \$xfer0], Toad cc; test match and br>0 [trie walk#] : if match iterat alu shf li[ $\overline{\theta}$ , b, \$xfer0] : if entry/lookup br=0 [no route#] 255 · get route#: Timmed w0[temp base4, route table base] : load shared add 253 · Immed w1[temp base4, route table base>>16] 1d field w clr[route ent offset, 0011, \$xfer0, >>16] // the transfer from rfifo was done at the top of ipverify, in order to f // we should have the signal back well before now # ifndef STANDALONE ctx arb[sdram] ୧Receive 0 [.. |୧ Receive 6 [.. |୧ Transmit 1 [.. ❤ Receive 9 [... I № Rec Imatch.uc CUSTOMIZE... 4633 LEGEND... 5575 5580 5585 5595 5600 5605 5610 5615 5620 Receive 5 (1) *}}}}}}* FIFO Bus Interface Receive 6 (1) *}}}}}! }}}}}\** Receive 7 (1) *}}}}}}* Receive 8 (2) Receive 11 (2) uEng/SA: 5603 For Help, press F1 Fbus: 2240.80 Ln 638, Col 2